BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//pretalx.coscup.org//coscup-2026//talk//W3WNAC
BEGIN:VTIMEZONE
TZID:CST
BEGIN:STANDARD
DTSTART:20000101T000000
RRULE:FREQ=YEARLY;BYMONTH=1
TZNAME:CST
TZOFFSETFROM:+0800
TZOFFSETTO:+0800
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-coscup-2026-W3WNAC@pretalx.coscup.org
DTSTART;TZID=CST:20260809T141000
DTEND;TZID=CST:20260809T144000
DESCRIPTION:Can a community design a robust open source RISC-V Core? Maybe 
 even a whole MCU? Open Source\, Verified so you can make a commercial Chip
 ? That is what the OpenHW Foundation based in Europe is doing with it's me
 mbers spanning the whole globe. Let us give you an update how our fully op
 en source MCU got radiation hardened in a research project and who interna
 tional companies use and contribute to our Cores like the famous CVA6 and 
 what makes the Model work. Finally a quick overview about the different IP
  (including AI Accelerators) the OpenHW is hosting under an Apache 2.0 lic
 ense.
DTSTAMP:20260713T142152Z
LOCATION:TR515
SUMMARY:Revolution in Chip Design - Open Source RISC-V - Flo Wohlrab
URL:https://pretalx.coscup.org/coscup-2026/talk/W3WNAC/
END:VEVENT
END:VCALENDAR